


Tango/Ballet BLOCK DIAGRAM

01

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT



SYSTEM CHARGER(ISL6251AHAZ-T)
PAGE 31

SYSTEM POWER ISL6237IRZ-T
PAGE 32

DDR II SMDDR_VTERM
1.8V/1.8VSUS(TPS51116REGR)
PAGE 36


VCCP +1.5V AND GMCH
1.05V(RT8204)
PAGE 33

CPU CORE ISL6266A
PAGE 34



PROJECT : OP6/7
Quanta Computer Inc.

Size Custom	Document Number Block Diagram	Rev A
Date: Tuesday, January 20, 2009	Sheet 1 of 37	




DB:Change from 27P to 33P(TXC suggestion)



CK505 QFN64


Silego SLG8SP513VTR AL8SP513000
 Realtek RTM875N-606-VD-GR AL000875000

27M_SEL PIN13	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS

CPU Clock select


FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33






For QC CPU

MODEL	UT5 Quad Core	UT3 Dual Core
R28	*0_4	0_4




Don't install for DC Change to +5V



PROJECT : OP6/7
Quanta Computer Inc.

Size Custom	Document Number Penryn 1/2	
Date: Tuesday, January 20, 2009	Sheet 3 of 37	





MCH_CFG_5 DMix2 selection

Low: DMix2

High: DMix4 (Default)

MCH_CFG_16 FSB Dynamic ODT

Low: Dynamic ODT disabled

High: Dynamic ODT enabled (Default)

MCH_CFG_9 PCI Express Graphic Lane

Low: Reverse Lane

High: Normal operation(Default)

MCH_CFG_19 DMI Lane Reversal

Low: Normal (Default)

High: Lane Reserved

MCH_CFG_6 ITPM Host Interface

Low: ITPM Host Interface enabled

High: ITPM Host Interface disabled (Default)

MCH_CFG_7 Intel (R) Management Engine Crypto

Low: Intel (R) Management Engine Crypto

High: Intel (R) Management Engine Crypto

Low: TLS cipher suite with no confidentiality

High: TLS cipher suite with no confidentiality (Default)

MCH_CFG_10 PCIe Lookback Enable

Low: Enabled

High: Disabled (Default)

MCH_CFG_12/13 XOR/ALLZ/CLOCK Un-gating

MCH_CFG_13 MCH_CFG_12 Configuration

0 0 Reserved

1 0 XOR Mode enabled

0 1 All-Z Mode enabled

1 1 Normal operation (Default)

TP36 AL34

TP32 AK34

TP29 AN35

TP28 AM35

TP26

[2] MCH_BSEL0

[2] MCH_BSEL1

[2] MCH_BSEL2

TP99 MCH_CFG_3

TP23 MCH_CFG_4

TP6 MCH_CFG_5

TP29 MCH_CFG_6

TP29 MCH_CFG_7

TP29 MCH_CFG_8

TP13 MCH_CFG_9

TP13 MCH_CFG_10

TP13 MCH_CFG_11

TP13 MCH_CFG_12

TP13 MCH_CFG_13

TP13 MCH_CFG_14

TP13 MCH_CFG_15

TP13 MCH_CFG_16

TP13 MCH_CFG_17

TP13 MCH_CFG_18

TP13 MCH_CFG_19

TP13 MCH_CFG_20

TP13 MCH_CFG_21

TP13 MCH_CFG_22

TP13 MCH_CFG_23

TP13 MCH_CFG_24

TP13 MCH_CFG_25

TP13 MCH_CFG_26

TP13 MCH_CFG_27

TP13 MCH_CFG_28

TP13 MCH_CFG_29

TP13 MCH_CFG_30

TP13 MCH_CFG_31

TP13 MCH_CFG_32

TP13 MCH_CFG_33

TP13 MCH_CFG_34

TP13 MCH_CFG_35

TP13 MCH_CFG_36

TP13 MCH_CFG_37

TP13 MCH_CFG_38

TP13 MCH_CFG_39

TP13 MCH_CFG_40

TP13 MCH_CFG_41

TP13 MCH_CFG_42

TP13 MCH_CFG_43

TP13 MCH_CFG_44

TP13 MCH_CFG_45

TP13 MCH_CFG_46

TP13 MCH_CFG_47

TP13 MCH_CFG_48

TP13 MCH_CFG_49

TP13 MCH_CFG_50

TP13 MCH_CFG_51

TP13 MCH_CFG_52

TP13 MCH_CFG_53

TP13 MCH_CFG_54

TP13 MCH_CFG_55

TP13 MCH_CFG_56

TP13 MCH_CFG_57

TP13 MCH_CFG_58

TP13 MCH_CFG_59

TP13 MCH_CFG_60

TP13 MCH_CFG_61

TP13 MCH_CFG_62

TP13 MCH_CFG_63

TP13 MCH_CFG_64

TP13 MCH_CFG_65

TP13 MCH_CFG_66

TP13 MCH_CFG_67

TP13 MCH_CFG_68

TP13 MCH_CFG_69

TP13 MCH_CFG_70

TP13 MCH_CFG_71

TP13 MCH_CFG_72

TP13 MCH_CFG_73

TP13 MCH_CFG_74

TP13 MCH_CFG_75

TP13 MCH_CFG_76

TP13 MCH_CFG_77

TP13 MCH_CFG_78

TP13 MCH_CFG_79

TP13 MCH_CFG_80

TP13 MCH_CFG_81

TP13 MCH_CFG_82

TP13 MCH_CFG_83

TP13 MCH_CFG_84

TP13 MCH_CFG_85

TP13 MCH_CFG_86

TP13 MCH_CFG_87

TP13 MCH_CFG_88

TP13 MCH_CFG_89

TP13 MCH_CFG_90

TP13 MCH_CFG_91

TP13 MCH_CFG_92

TP13 MCH_CFG_93

TP13 MCH_CFG_94

TP13 MCH_CFG_95

TP13 MCH_CFG_96

TP13 MCH_CFG_97

TP13 MCH_CFG_98

TP13 MCH_CFG_99

TP13 MCH_CFG_100

TP13 MCH_CFG_101

TP13 MCH_CFG_102

TP13 MCH_CFG_103

TP13 MCH_CFG_104

TP13 MCH_CFG_105

TP13 MCH_CFG_106

TP13 MCH_CFG_107

TP13 MCH_CFG_108

TP13 MCH_CFG_109

TP13 MCH_CFG_110

TP13 MCH_CFG_111

TP13 MCH_CFG_112

TP13 MCH_CFG_113

TP13 MCH_CFG_114

TP13 MCH_CFG_115

TP13 MCH_CFG_116

TP13 MCH_CFG_117

TP13 MCH_CFG_118

TP13 MCH_CFG_119

TP13 MCH_CFG_120

TP13 MCH_CFG_121

TP13 MCH_CFG_122

TP13 MCH_CFG_123

TP13 MCH_CFG_124

TP13 MCH_CFG_125

TP13 MCH_CFG_126

TP13 MCH_CFG_127

TP13 MCH_CFG_128

TP13 MCH_CFG_129

TP13 MCH_CFG_130

TP13 MCH_CFG_131

TP13 MCH_CFG_132

TP13 MCH_CFG_133

TP13 MCH_CFG_134

TP13 MCH_CFG_135

TP13 MCH_CFG_136

TP13 MCH_CFG_137

TP13 MCH_CFG_138

TP13 MCH_CFG_139

TP13 MCH_CFG_140

TP13 MCH_CFG_141

TP13 MCH_CFG_142

TP13 MCH_CFG_143

TP13 MCH_CFG_144

TP13 MCH_CFG_145

TP13 MCH_CFG_146

TP13 MCH_CFG_147

TP13 MCH_CFG_148

TP13 MCH_CFG_149

TP13 MCH_CFG_150

TP13 MCH_CFG_151

TP13 MCH_CFG_152

TP13 MCH_CFG_153

TP13 MCH_CFG_154

TP13 MCH_CFG_155

TP13 MCH_CFG_156

TP13 MCH_CFG_157

TP13 MCH_CFG_158

TP13 MCH_CFG_159

TP13 MCH_CFG_160

TP13 MCH_CFG_161

TP13 MCH_CFG_162

TP13 MCH_CFG_163

TP13 MCH_CFG_164

TP13 MCH_CFG_165

TP13 MCH_CFG_166

TP13 MCH_CFG_167

TP13 MCH_CFG_168

TP13 MCH_CFG_169

TP13 MCH_CFG_170

TP13 MCH_CFG_171

TP13 MCH_CFG_172

TP13 MCH_CFG_173

TP13 MCH_CFG_174

TP13 MCH_CFG_175

TP13 MCH_CFG_176

TP13 MCH_CFG_177

TP13 MCH_CFG_178

TP13 MCH_CFG_179

TP13 MCH_CFG_180

TP13 MCH_CFG_181

TP13 MCH_CFG_182

TP13 MCH_CFG_183

TP13 MCH_CFG_184

TP13 MCH_CFG_185

TP13 MCH_CFG_186

TP13 MCH_CFG_187

TP13 MCH_CFG_188

TP13 MCH_CFG_189

TP13 MCH_CFG_190

TP13 MCH_CFG_191

TP13 MCH_CFG_192

TP13 MCH_CFG_193

TP13 MCH_CFG_194

TP13 MCH_CFG_195

TP13 MCH_CFG_196

TP13 MCH_CFG_197

TP13 MCH_CFG_198

TP13 MCH_CFG_199

TP13 MCH_CFG_200

TP13 MCH_CFG_201

TP13 MCH_CFG_202

TP13 MCH_CFG_203

TP13 MCH_CFG_204

TP13 MCH_CFG_205

TP13 MCH_CFG_206

TP13 MCH_CFG_207

TP13 MCH_CFG_208

TP13 MCH_CFG_209

TP13 MCH_CFG_210

TP13 MCH_CFG_211

TP13 MCH_CFG_212

TP13 MCH_CFG_213

TP13 MCH_CFG_214

TP13 MCH_CFG_215

TP13 MCH_CFG_216

TP13 MCH_CFG_217

TP13 MCH_CFG_218

TP13 MCH_CFG_219

TP13 MCH_CFG_220

TP13 MCH_CFG_221

TP13 MCH_CFG_222

TP13 MCH_CFG_223

TP13 MCH_CFG_224

TP13 MCH_CFG_225

TP13 MCH_CFG_226



TP13 MCH_CFG_227


TP13 MCH_CFG_228


TP13 MCH_CFG_229



TP13 MCH_CFG_230

TP13 MCH_CFG_23













DDRII DUAL CHANNEL A,B.


DDRII A CHANNEL




DDRII B CHANNEL








M_B_A[14..0] M_A[14..0] [7,10]
M_A_A[14..0] M_A[14..0] [7,10]



+0.9VSMVTT [36]
+3V [2,4,6,9,10,12,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30,33,34,37]



1.75A


U38J
PBGAS33-NVIDIA-GEFORCE6250

13






PROJECT : OP6/7
Quanta Computer Inc.

Size Custom	Document Number NV10M (MEMORY I/F) 2/5	Rev D8
Date: Tuesday, January 20, 2009	Sheet 13 of 37	




DB:Remove GPU thermal sensor footprint

HDCP ROM

NB10M Straps
GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	FBVDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL



RAM ID: **ROM_SI R585**

64M*16 HYN 0000 PD 5K
SAM 0001 PD 10K
QIM 0010 PD 15K

PCI_DEVID: **STRAP2 R554**


NB10M-GE2 0x6EF 8 1111 PU 45K

NB10M VRAM Configuration Table

RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 64Mx16x4, 64bit, 512MB	Hynix
0001	DDR2 64Mx16x4, 64bit, 512MB	Samsung
0010	DDR2 64Mx16x4, 64bit, 512MB	Qimonda
		HSPSTG63EFR-20L
		K4N1G164Q0-HC20
		HYB18T1G161C2P-20


Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



CS14752FB11 RES CHIP 475 1/16W +-1%(0402)

(By pass capacitor)




- [13] VMA_DQ[63..0]
- [13] VMA_DM[7..0]
- [13] VMA_WDQS[7..0]
- [13] VMA_RDQS[7..0]




PROJECT : OP6/7
Quanta Computer Inc.


Size Custom Document Number
NB10M VRAM-1(GDDR2 BGA84)
Rev SI
Date: Tuesday, January 20, 2009 Sheet 16 of 37




Hynix HY5PS1G1631CFR-25 64Mx16
Samsung K4N1G164QQ-HC25 64Mx16



Hynix HY5PS1G1631CFR-25 64Mx16
Samsung K4N1G164QQ-HC25 64Mx16




Hynix HY5PS1G1631CFR-25 64Mx16
Samsung K4N1G164QQ-HC25 64Mx16




Hynix HY5PS1G1631CFR-25 64Mx16
Samsung K4N1G164QQ-HC25 64Mx16

1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B



OPTION SIGNAL FROM NB FOR UMA VGA



OPTION SIGNAL FROM Nvidia to VGA




EMI




PROJECT : OP6/7
Quanta Computer Inc.

Size	Document Number	Rev
B	LCD CON/Lid function	SI
Date: Tuesday, January 20, 2009 Sheet 17 of 37		

[2,4,6,9,10,11,12,14,15,17,19,20,21,22,24,25,26,27,28,29,30,33,34,37]
[3,17,22,24,25,26,28,29,37]






For UMA HDMI function







PROJECT : OP6/7
Quanta Computer Inc.


Size C Document Number CR7/HDMI
Date: Tuesday, January 20, 2009 1 Sheet 18 of 37








 NB5	PROJECT : OP6/7 Quanta Computer Inc.		
	Size Custom	Document Number ICH9-M GPIO 3/4	Rev S1
	Date: Tuesday, January 20, 2009	Sheet 21 of 37	





SI stage Change FP to 4in1-cm4r-15x-42p

SD CLK MS CLK R671 0.4S

SD/MMC MS XD

SP0 XD CD#

SP1 XD CD#

SP2 SD WP XD D5

SP3 SD CD# XD D6

SP4 SD DAT1 XD D7

SP5 MS BS XD D8

SP6 MS D1 XD D9

SP7 SD DAT0 MS D0 XD D10

SP8 SD DAT7 MS D2 XD D11

SP9 MS INS# XD D12

SP10 SD DAT6 MS D3 XD D13

SP11 SD CLK MS SCLK XD D14

SP12 SD DAT5 XD D15

SP13 SD DAT4 XD WP#

SP14 XD R/B#

SP15 SD DAT3 XD WE#

SP16 SD DAT2 XD RE#

SP17 XD ALE

SP18 XD CE#

SP19 XD CLE

DB: Swap CN36 Pin1 (XD_CD#) and Pin2 (GND) signal

CLOSE CONN

+3VCARD

C904 2.2U6.3V_6

R684 150K/F_4


+3VCARD


C913 .1U/10V_4

C914 .1U/10V_4




C910 .1U/10V_4

	SD/MMMC	MS	XD
SP0			
SP1			XD_CD#
SP2	SD_WP		
SP3	SD_CD#		
SP4	SD_DAT1		XD_D4
SP6		MS_BS	XD_D5
SP6		MS_D1	XD_D3
SP7	SD_DAT0	MS_D0	XD_D6
SP8	SD_DAT7	MS_D2	XD_D2
SP9		MS_INS#	
SP10	SD_DAT6	MS_D3	XD_D7
SP11	SD_CLK	MS_SCLK	XD_D1
SP12	SD_DAT5		XD_D0
SP13	SD_DAT4		XD_WP#
SP14			XD_SB#
SP15	SD_DAT3		XD_WE#
SP16	SD_DAT2		XD_RE#
SP17			XD_ALE
SP18			XD_CE#
SP19			XD_CLE





AUDIO/B CON.



PROJECT : OP6/7
Quanta Computer Inc.

Size Custom	Document Number Azalia IDT92HD75B3	Rev SI
Date: Tuesday, January 20, 2009	Sheet 24 of 37	

25




Change R468,R469 from 20K to 0 ohm as HP request


$$V_{rms} = V_{pp} / 2 \sqrt{2}$$

Power = (Vrms) ²/ R
QT6 speaker -- 3.2ohm / 2W


INT. SPEAKER

GAIN0	GAIN1	AV	RIN
0	0	6dB	90K
0	1	10dB	70K
1	0	15.6dB	45K
1	1	21.6dB	25K




POWER BOTTON CONNECT

1. +3VPCU(LIDSWITCH PWR)
2. LIDSWITCH
3. GND
4. RF_SW#
5. +5VPCU (PWRLED PWR)
6. NUMLED#
- 7.POWERON#
8. PWR_LED#
9. WLSLED_ON#
10. WLSLED_OFF#




KEYBOARD PULL-UP



Footprint: "gblrf260-1253-7f-26p-1


 R430 Change to 100k ohm ,pull low




PROJECT : OP6/7
Quanta Computer Inc.


Size Custom	Document Number KB/LED/POWER CONN/MDC	Re S
Date: Tuesday, January 20, 2009	Sheet 28 of 37	

Mini PCI-E Card 1 WLAN



INTEL WLAN
CARD PIN 20
W_DISABLE#
have
internal
pull-up 110k
ohm






DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+12V_ALW

Place these CAPS
close to FETs

Place these CAPS
close to FETs


5 Volt +/- 5%
Countinue current:5A
Peak current:7.5A
OCP minimum 10A

3.3 Volt +/- 5%
Countinue current:5A
Peak current:7.5A
OCP minimum 9A



VCCP1.05V & +1.5V

+1.05Volt +/- 5%
 Countinue current:7.5A
 Peak current:10A
 OCP minimum 15A




VGA Core & VCC1.1

+1.1Volt +/- 5%
 Countinue current:17.54A
 Peak current:22.8A
 OCP minimum 23A

PC174

0.22U --> 3ms
 1U --> 15ms



PROJECT : OP6/7
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	VGA Core OZ8119	SI
Date: Tuesday, January 20, 2009 Sheet 35 of 37		

